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AbstractÐ In this paper, a silicon compiler for analog fuzzy controllers
is presented. The layout is automatically generated automatically,
starting from a set of user speci®cationssuch as number of rules, num-
ber of inputs and maximum current (power consumption). This tool
relies on a library of parametrizable basic cells designed in a CMOS
0.7m technology.The structure of the defuzzi®cationpart of the con-
troller is based on the modular de®niton made in [1]. This structure
allows multi±input, multi±output fuzzy logic based controllers. It
also a allows an easy extension of the controller (Serial or parallel
conection of them to obtain controllers with more inputs or rules).
I. INTRODUCTION
In the last few years, fuzzy controllers have found
a large number of applications in ®elds such as
automotive industry, robotics, power drives and
home appliances [2]. Therefore, it is no longer
strange to ®nd fuzzy systems embedded in indus-
trial ASICs. Hence, the architecture of these con-
trollers is so frequently repeated, that automation
is possible. Automation signi®catively shortens
the design time, reducing the design cost. Differ-
ent tools have recently been proposed to automate
the hardware design of fuzzy controllers using a
digital approach [3], [4], [5] or an analog approach
[6]. Analog circuits are known to be inherently
faster than digital circuits with signi®cantly less
power consumption and silicon area. On the other
hand, digital circuits are superior in accuracy, ex-
tendability and ease of design. But in the both
cases the design effort is high, so the developmet
of tools to automate the design cycle is very con-
venient.
In this paper a silicon compiler for the automatic
synthesis of analog fuzzy controllers is described.
It is based on the modular structure proposed in
[1]. This structure allows to split into modules,
that uses a current mode approach. These mod-
ules form a library of parametrizable basic cells
which are instantiated to build the controller that
meets a set of user requeriments. Once the netlist
is generated, the ®nal layout can be obtained using
Cadence Software.
This paper is organized as follows. Section II de-
scribes the design ¯ow. The architecture of the con-
troller is detailed in Section III. Section IV presents
some results and advances future research.
II. DESIGN FLOW
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Figure 1: Design Flow
The design ¯ow is depicted in ®gure 1. In a typical
design, user speci®cations are related to number
of inputs, number of outputs, number of rules,
maximum bias current (power consumtion) and
desired throughput.
The silicon compiler takes advantage of the fact
that hardware fuzzy controllers are, in practice,
composed of a set of basic building blocks, such
as membership generators, max±min blocks and
defuzzi®ers.
III. ARCHITECTURE OF THE FUZZY COTROLLER
The ¯oor-plan of the fuzzy controller is shown in
®gure 2. As mentioned before it uses the mod-
ular structure proposed in [1]. This structure is
based on the fuzzy singleton algorithm with the
Mandani±type inference process and the center of
gravity defuzzi®er method.
As can be seen in the ®gure, this structure allows a
variable number of inputs, outputs and rules. The
automatic synthesizerconects these basic modules
(library cells) to form the complete controller. The
following building blocks can be identi®ed in the
fuzzy controller[7]±[8]:
1. The (MBF) Membership Function Generator.
It uses the circuit proposed in [9] which is
based on a linear tunable OTA proposed in
[10]. It produces a fully programmable MBF's
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Figure 2: Architecture of the Fuzzy Controller
with a Triangular/Trapezoidal shape, as can
be seen in ®gure 3. As the circuit os based in
a linear transconductor, it performs the trian-
gular and trapezoidal shapes better than the
commonly used OTA based on the differential
pair.
2. The Inference Machine (IM). The IM blocks
performs the Mamdani±type of inference pro-
cess (®gure 4) using the AND operators,which
are implemented with a MIN circuit. Figure
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Figure 4: Mamdani±type inference process, using singleton as member-
ship functions for the output variable
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Figure 5: Max Circuitry
5 shows the MAX circuit, which is based on
the Winner±Take±All circuit proposed in [11]
and later improved in ([12]); the only modi-
®cation included here is a cascode output to
improve the response of the output current
mirrors. This circuit also builts the MIN op-
erator, using the De Morgan's Law and the
complement operator [13]. (Figure 6)
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Figure 6: Min Circuitry
3. The Defuzzi®er Block (DF). The defuzzi®er
block implementes the center of the gravity
method with singletons as the rule conse-
quents. Equation (1) resumes the computa-
tions to be performed.
output =
P
i=r
i=1 wici
P
i=r
i=1 wi
(1)
where r is the number of rules, w
i
is the in-
ferred output for rule i, and c
i
is the singleton
for the consequent of rule i. These computa-
tions can be performed better in current-mode
(in a circuit node the output current is the sum
of the input currents), using the current multi-
plier/divider proposed in [14] and depicted in
®gure 7. It makes the Defuzzi®er Block faster
and simple.
IV. RESULTS AND FUTURE RESEARCH
HSPICE simulations using a standard 0.7 m
CMOS technology were performed. In ®gure 10, 9
and 8 can be seen the tunability of the positions ,
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Figure 3: Membership Function Generator
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Figure 7: Current mode Multiplier/Divider
slope and shapes of the membership functions. In
®gure 11 can be seen the transient transient of the
MIN circuit. Finally in ®gure 13 is showed the DC
performance of the current multiplier and in ®gure
?? is showed the transient response of this multi-
plier. Presently a library of cells is being designed
using Cadenca Software.
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Figure 8: Tunability of the position of the MBF
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